Refine your search
Collections
Co-Authors
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Kumar, Rajesh
- Performance Analysis of Data Transfer from FPGA to PC
Abstract Views :173 |
PDF Views:2
Authors
Anita Rani
1,
Rajesh Kumar
1
Affiliations
1 Department of Computer & Science Engineering and Manav Institute of Technology & Management, Jevra, Hisar, Haryana, IN
1 Department of Computer & Science Engineering and Manav Institute of Technology & Management, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 6, No 2 (2016), Pagination: 76-79Abstract
The FPGA is programmable digital logic chip. The Field Programmable Gate Array (FPGA) offers a flexible solution for transferring data obtained from hardware to a PC for analysis and storage. A serial interface is a simple way to connect an FPGA to a PC personal computer. An RS-232 serial interface is used to connect hardware to the PC. The RS-232 protocol is used to implement with minimum hardware support. However, the Universal Serial Bus (USB) protocol has largely replaced traditional RS-232 communications, mainly due to a higher data rate and ease of configuration. RS-232 communication uses voltage up to ±15V (some early specs even use ±25V). And it uses an inverse logic (high/true/1 is a negative voltage; low/false/0 is a positive voltage). These voltages are far too high for modern (and even older) computer logic. Here is two approaches compared to transfer the data from the FPGA to the PC. The first approach was to connect the FPGA with the PC using the RS-232 serial exchange protocol. This protocol achieved a data rate of 36.9 kbps, slightly above the required data rate. Data rates faster than 36.9 caused errors to be transmitted, regardless of extra added idle time in the end of each word for padding and synchronization.The second approach was to connect the FPGA with the PC using an USB interface. This approach achieved a data rate of 625 mbps by using USB 3.0 interfacing protocol. To increase the data rate yielded errors as well, although not as many. Synchronization was again the issue with higher data rates, due to pauses required to transfer data in the USB buffer. In this paper, models for the FPGA to send data in memory via USB 3.0 port and RS-232 port has developed, as well as programs on the PC to accept those data streams. On the transmitter end, ISE and Simulink system generator used to program the FPGA to send data. On the receiver end, MATLAB was used to program the PC to read the data.Keywords
FPGA, RS-232, USB and USB 3.0, MALTLAB, XILINX ISE Software.- Bluetooth Operated ROBOT/ROBO Controller Using 8051 Microcontroller
Abstract Views :199 |
PDF Views:0
Authors
Affiliations
1 Department of Electrical Communication Engineering, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
1 Department of Electrical Communication Engineering, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 2 (2015), Pagination: 82-86Abstract
A robot is usually an electro-mechanical machine that is guided by computer and electronic programming. Many robots have been built for manufacturing purpose and can be found in factories around the world. Designing of the latest inverted ROBOT which can be controlling using an APP for android mobile. We are developing the remote button in the android app by which we can control the robot motion with them. And in which we use Bluetooth communication to interface controller and android. Controller can be interfaced to the Bluetooth module though UART protocol. According to commands received from android the robot motion can be controlled.Keywords
Bluetooth, Robot/ROBO, 8051 Microcontroller.- Color Reduction in RGB based on Bacteria Foraging Optimization
Abstract Views :172 |
PDF Views:0
Authors
Affiliations
1 DeparmentofECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
2 Deparment of ECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
1 DeparmentofECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
2 Deparment of ECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 2 (2015), Pagination: 87-90Abstract
RGB is called the additive model in which each color appear as the combination of primary colors; red, green and blue. The RGB color model is additive in the sense that the three light beams are added together, and their light spectra add, wavelength for wavelength, to make the final color's spectrum. To generate any color within the RGB color cube, all three RGB components need to be of equal pixel depth and display resolution. Also, any modification of the image requires modification of all three planes. Black color is the resultant of zero intensity for each component and full intensity for each component gives white. When the intensities for all the components are the same, the result is a shade of gray, darker or lighter depending on the intensity. When the intensities are different, the result is a colorized hue, more or less saturated depending on the difference of the strongest and weakest of the intensities of the primary colors employed. The present paper review the process of color reduction in RGBs based Bacteria Foraging Optimization.Keywords
Bacteria Foraging Optimization, Rgb Color Model.- Minimization of Inter-Carrier Interference in OFDM System
Abstract Views :164 |
PDF Views:0
Authors
Affiliations
1 Department of ECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
1 Department of ECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 2 (2015), Pagination: 91-96Abstract
Orthogonal Frequency Division Multiplexing (OFDM) is an emerging multi-carrier modulation scheme, which has been adopted for several wireless standards such as IEEE 802.11a and HiperLAN2. OFDM systems exhibit a sensitivity to phase noise higher than single carrier modulations due to its long symbol period. Because carriers are kept very close to each other, OFDM is very sensitive to distortion that may remove the orthogonality between carriers. Phase noise can cause several types of signal degradation that are usually very difficult to quantify analytically.Keywords
Inter-Carrier Interference, OFDM System.- Color Image Quantization: An Overview
Abstract Views :186 |
PDF Views:0
Authors
Affiliations
1 Department of ECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
1 Department of ECE, Manav Institute of Engineering and Technology, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 2 (2015), Pagination: 97-99Abstract
Color quantization is a process of reducing the number of colors in an image to a limited number of representative colors while keeping the perceived difference between an original image and its quantized image as low as possible. It is a key task in visual information processing. A digital image is usually described by a set of pixels. A true-type color image consists of more than 16 million different colors. It is easier to understand and process an image with a low number of colors. So it is needed for color quantization in transmission, compression, presentation, segmentation or retrieval of visual information. The present paper overview the process of color image quantization.Keywords
Color Image Quantization.- Reduction of Power Dissipation in CMOS Devices using Dual-Threshold Voltage Techniques
Abstract Views :159 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Manav Institute of Technology & Management, Jevra, Hisar, Haryana, IN
1 Department of Electronics and Communication Engineering, Manav Institute of Technology & Management, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 1 (2015), Pagination: 18-27Abstract
The proposed method uses the built-in scan-chains in a VLSI circuit to drive it with the minimum leakage vector when it enters the sleep mode. The use of these scan registers eliminates the area and delay overhead of the additional circuitry that would otherwise be needed to apply the minimum leakage vector to the circuit. Dual threshold voltage (DVT) domino logic utilizes dual Vt's to provide the performance equivalent of a purely low Vtdesign with the standby leakage characteristic of a purely high Vtimplementation. DVT domino logic is an attractive circuit style compared to other dual Vttechniques because there are no performance penalties, no difficult transistor sizing issues, and all gates (not just non-critical ones) can be compensated.Keywords
Power Dissipation, Cmos Devices, Dual-Threshold Voltage Techniques.- A Study of Channel Estimation Techniques Based on Pilot Arrangement in OFDM Systems
Abstract Views :274 |
PDF Views:1
Authors
Affiliations
1 Department of ECE, MITM, Jevra, Hisar, Haryana, IN
1 Department of ECE, MITM, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 1 (2015), Pagination: 28-33Abstract
The channel estimation techniques for OFDM systems based on pilot arrangement are investigated. The channel estimation based on comb type pilot arrangement is studied through different algorithms for both estimating channel at pilot frequencies and interpolating the channel. The estimation of channel at pilot frequencies is based on LS and LMS while the channel interpolation is linear interpolation, second order interpolation, low-pass interpolation, spline cubic interpolation, and time domain interpolation. Time-domain interpolation is obtained by passing to time domain through IDFT, zero padding and going back to frequency domain through DFT. In addition, the channel estimation based on block type pilot arrangement is performed by sending pilots at every sub-channel and using this estimation for a specific number of following symbols. We have also implemented decision feedback equalizer for all sub-channels followed by periodic block-type pilots. We have compared the performances of all schemes by measuring bit error rate with 16QAM, QPSK, DQPSK and BPSK as modulation schemes, and multipath rayleigh fading and AR based fading channels as channel models.Keywords
Channel Estimation Techniques, OFDM Systems.- Design of CMOS Digital Integrated Circuits Using MTCMOS
Abstract Views :171 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Manav Institute of Technology and Management, Jevra, Hisar, Haryana, IN
1 Department of Electronics and Communication Engineering, Manav Institute of Technology and Management, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 1 (2015), Pagination: 41-45Abstract
As power is always a critical issue in digital integrated circuits. For minimization of this power various methods using dynamic threshold voltage MOSFET for ultra-low power applications [1]. Chandel has done comparative analysis for 1 and 2 bit binary operand adder circuits [4]. Again, chandel has implemented low power technique in CMOS based flip-flop circuit [8]. In the various leakage power components is modelled and analysed [9]. And same model is utilized in various circuits for estimation of various parameters. Gate diffusion input technique has been used for designing various arithmetic circuits [13, 14]. An overview on low power design technique is detailed and leakage control transistor technique and multi-threshold technique implementation is detailed [16]. Optimum power concept is introduced is used in various digital circuits [15]. A new circuit technique is proposed in this research work MTCMOS using bulk bias. In order to maintain performance and a large enough gate overdrive, it is necessary to scale threshold voltages. By scaling the supply voltage and the threshold voltage, the increase in subthreshold leakage power is small as compared to the quadratic reduction in the dynamic power supply.Keywords
CMOS Digital Integrated Circuits, MTCMOS.- A Tool to Evaluate the Performance of UCP
Abstract Views :260 |
PDF Views:1
Authors
Rajpal Kaur
1,
Rajesh Kumar
1
Affiliations
1 Department of ECE, MITM, Jevra, Hisar, Haryana, IN
1 Department of ECE, MITM, Jevra, Hisar, Haryana, IN
Source
International Journal of Science, Engineering and Computer Technology, Vol 5, No 1 (2015), Pagination: 50-53Abstract
The present paper discussed that how use case point estimation technique is used for estimation of efforts and size and also studied that how these techniques have performed better results when applied on different data sets. Each technique is unique in its own way, which might be suitable for different applications. Hence use case point technique can be effectively used in estimation purposes. Advantage of use case point has also been discussed.Keywords
Use Case Point, Performance, Tool.- Intercarrier Interference Parameters Analysis of Multicarrier CDMA System
Abstract Views :162 |
PDF Views:2
Authors
Affiliations
1 Department of ECE, MITM, Jevra, Hisar, Haryana, IN
1 Department of ECE, MITM, Jevra, Hisar, Haryana, IN